

in said substrate [intersecting] and wherein a well is etched into said substrate through said alternating N-type and P-type layers such that said alternating layer surround said well, said well having a floating gate of conductive material formed therein which is self aligned to not extend laterally beyond edges of said well and insulated from and overlying said alternating N-type and P-type [materials] layers by a layer of gate insulating material;

a word line contact comprising a layer of conductive material formed on said substrate so as to extend down into said well and overlie said [floatign] floating gate but insulated therefrom by an insulation layer; and

a bit line contact comprising a layer of conductive material formed on said substrate so as to be in electrical contact with the drain region of said vertical MOS transistor formed in said substrate.

2. (Amended) A nonvolatile memory cell array comprised of a plurality of nonvolatile memory cells, each memory cell comprising:

a semiconductor substrate having a drain region of a first conductivity type formed therein and having a surface coincident suitable to act as a drain region of a vertical MOS transistor;

a buried layer channel region in said semiconductor substrate doped so as to have a second conductivity type having the majority of charge carriers therein of a different polarity than said first conductivity type and suitable to act as a channel [region] of a vertical MOS transistor formed in said substrate;

a [first] source region of said semiconductor substrate [between said buried layer and said surface of said substrate, and a second region of said semiconductor

12 substrate] below said channel region [~~buried layer, both said first and second regions~~].

13 source region being doped so as to have [a] said first conductivity type;

14 [a first layer of insulating material covering said surface of said substrate;]

15 7 a recessed gate window in the form of a well etched in said semiconductor  
16 substrate through said first layer of insulating material, said well being deep enough to

17 penetrate through said [~~buried layer~~] channel region and into said source region such

18 that at least some portion of the side wall or sidewalls of said trench are bordered by

19 said source, drain and channel regions [recessed gate window intersect said buried layer

20 and said first and second regions of said semiconductor substrate];

21 [a second] an insulating layer covering the bottom of said well;

22 a gate insulating layer formed on the sidewall of said well;

23 a self aligned floating gate comprising a conductive material formed within said

24 well on said gate insulating layer so as to not extend beyond the edges of said well; [with]

25 an insulating layer formed over said self aligned floating gate [conductive

26 material] so as to electrically isolate said floating gate from all surrounding structures,

27 said floating gate having a dimension suitable so as to overlie at least said [intersection

28 of said well with said buried layer] channel region;

29 a word line comprising conductive material deposited [on said first insulating

30 7 layer] so as to extend into said well far enough to overlie at least a portion of said

31 floating gate; and

32 a second layer of insulating material formed [over] so as to insulate at least a

33 portion of said word line; and

34 a bit line formed over said surface of said semiconductor substrate so as to make

35 contact with at least a portion of said drain region at each said memory cell but insulated

a1  
36  
37  
38

from said word line by said second layer of insulating material[, and deposited in a  
contact window formed in said first insulating layer so as to be in electrical contact with  
said first region, said first region acting as a drain of said vertical MOS transistor].

Please add a new claim 3 as follows:

a2  
Sub C1  
1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19

3. A nonvolatile memory cell array comprised of a plurality of EEPROM memory cells,  
each cell comprising:  
a semiconductor substrate;  
a vertical MOS transistor formed by a first layer of N-type conductivity and  
having a surface coincident with the surface of said substrate and forming a drain region  
of said vertical MOS transistor, a second layer of P-type conductivity within said  
substrate and adjacent to and underlying said first layer relative to the surface of said  
substrate and forming a channel region of said vertical MOS transistor, and a third layer  
of N-type conductivity within said substrate and adjacent to and underlying said second  
layer and forming a source region of said vertical MOS transistor, and having a well  
etched into said substrate so as to penetrate through said first and second layers and at  
least partially through said third layer, said well having a floating gate of conductive  
material formed therein which is self aligned so as to not extend laterally beyond edges  
of said well and overlying said first, second and third layers and insulated by a layer of  
gate insulating material from said first, second and third layers;  
a word line comprising a layer of conductive material formed on said substrate so  
as to extend down into said well and overlie said floating gate but insulated therefrom by  
an insulation layer;  
a bit line comprising a layer of conductive material formed on the surface of said